Solving gate-all-around challenges with TEM workflows

Advanced semiconductor logic technology is undergoing a significant transformation with the shift from FinFET to gate-all-around (GAA) transistors and the introduction of backside power delivery. The increasing 2D scaling and 3D complexity of gate-all-around transistors pose novel challenges for metrology, defect analysis, and failure analysis in semiconductor manufacturing. By complementing existing fab metrology and inspection solutions with transmission electron microscopy (TEM) workflows that encompass sample preparation, imaging, and analysis, engineers can create highly efficient data acquisition processes.

Learn more about the white paper

Complete the form below to download the white paper:

First Name

Last Name

Organization/Company

Country/Region

State

Organization Type

Research Area

Sample or Target

Job Role

I would like to:

Speak to a representative

Schedule a demo

Request a quote

Speak to a service representative about our service offerings

Learn more information as a student

Tell us more about your interest timeline: 0–3 months 4–12 months 12+ months

Address 1

Address 2

City

Zip/Postal Code

Business Phone

Comments

Email Permissions

To comply with your preferences, we need to confirm permission to send you communications by email. Personal information provided will be used in accordance with our Privacy Policy.

I would like to receive marketing and promotional emails regarding products and services from Thermo Fisher Scientific.

In this white paper, you will learn more in-depth information about the new challenges introduced by gate-all-around transistors. You will discover the importance and benefits of using transmission electron microscopy (TEM) workflow solutions to solve gate-all-around metrology and defect analysis challenges. Additionally, you will be introduced to the advantages and unique capabilities of multiple TEM workflows that we provide to the advanced logic industry.

Download the white paper